

## technical manual



ELDORADO ELECTRODATA CORPORATION 601 CHALOMAR ROAD • CONCORD, CALIF. 94520 U.S.A. TEL. (415) 686-4200. TWX $910-481-9476$

## TECHNICAL MANUAL

MODEL 1615
FREQUENCY COUNTER


ELDORADO ELECTRODATA CORP.
601 Chalomar Road
Concord, California 94520
Telephone: 415-686-4200
TWX: 910-481-9476

## ADDENDUM

OPTION K
Option K provides increased sensitivity and is further broken down into five catagories.
Option K, K1, K2, K3 and K4. The following table defines the characteristics of each option.

OPTION K
MODEL 1605,1607
Sensitivity: 5 mV rms
Range: $\mathrm{DC}-100 \mathrm{kHz}$
Channel: A
Overload: 1V rms
Maximum Input: +2V rms
Input Impedance: $50 \mathrm{k} \Omega$
Controls: Switch selectable, rear panel.
*OPTION K2
MODEL 1615, 1650
Sensitivity: 50 mV rms
Range: $1 \mathrm{kHz}-200 \mathrm{MHz}$
Channel: A
Overload: 300 mV rms
Maximum Input: $2.2 \mathrm{~V} \mathrm{rms} \mathrm{(+20} \mathrm{dBm)} \mathrm{*OPTION} \mathrm{K3}$
Input Impedance: $50 \Omega \quad$ MODEL 1615, 1650
Controls: Automatic
*OPTION K4
MODEL 1650
Sensitivity: 10 mV rms
Range: $25 \mathrm{MHz}-500 \mathrm{MHz}$
Channel: C
Overload: 250 mV rms
Maximum Input: $2.2 \mathrm{~V} \mathrm{rms} \mathrm{(+20} \mathrm{dBm)}$
Input Impedance: $50 \Omega$
Controls: Automatic

OPTION K1
MODEL 1615, 1650
Sensitivity: $35-50 \mathrm{mV} \mathrm{rms}$
Range: $20 \mathrm{~Hz}-136 \mathrm{MHz}$
( $136 \mathrm{MHz}-200 \mathrm{MHz} 100 \mathrm{mV} \mathrm{rms}$ )
Channel: A
Overload: 10V rms $20 \mathrm{~Hz}-500 \mathrm{~Hz}$
5 V rms $500 \mathrm{~Hz}-200 \mathrm{MHz}$
Maximum Input: $20 \mathrm{~Hz}-500 \mathrm{~Hz}, 100 \mathrm{~V}$ rms
$500 \mathrm{~Hz}-200 \mathrm{MHz}$, 10V rms
Input Impedance: $1 \mathrm{M} \Omega$
Controls: Sensitivity control, front panel.
Visual Display: May cause a 1 to appear in the least significant digit with no input signal applied.

* Options K2, K3 and K4 are exclusive, however both Option K1 and K4 may be installed in one instrument.

$$
\begin{aligned}
& \mathrm{K}=\text { Standard Eldorado amplifier, see schematic in manual. } \\
& \text { K1 }= \text { Standard Eldorado amplifier, modified to specified frequency, } \\
& \text { see schematic in manual. }
\end{aligned}
$$

When K2, K3 or K4 are installed, input levels to $\leq 300 \mathrm{mV}$ for K 2 and K 3 or 250 mV for K4, are accepted. Inputs $>400 \mathrm{mV}$ for K 2 and K 3 and 300 mV for K 4 , applied to the Avantek amplifier may cause frequency doubling resulting in erroneous readings. If the input signal exceeds 250 and/or 300 mV some method of attenuation should be used.

When Option K1 is supplied, a 1 in the first digit (LSD) may be present when no frequency is applied.

## ERRATA

MODELS 1615-1650

Table of Options pages 1-5 and 1-6 Model 1615 and pages 1-6 and 1-7 Model 1650. Change Option P1 and P2 Reset Inhibit as follows:

Reset Inhibit: $+1 \mathrm{~V} @ 1 \mathrm{~K} \Omega$ maximum source resistance to $+30 \mathrm{~V} @ 30 \mathrm{~K} \Omega$ maximum source resistance to prevent automatic reset until data recording equipment has completed its recording cycle. Release level; -5 V to -30 V or open circuit ( $>20 \mathrm{~K} \Omega$ ).

Table 2-2 and 2-3 pages 2-4 and 2-5 Model 1615 and pages 2-5 and 2-6 Model 1650. Change Note 6 as follows:

Reset Inhibit: Accepts an inhibit level of +1 volt if supplied from less than 1 K ohm resistance or +6 V to +20 V from any source resistance.

Input A Schematic C-11-05403:
Delete L102 and L106 and replace with a jumper.
Delete CR109 and R114, bridge CR109 with a jumper to complete coupling from Q107 to Q108.
CR113 is an X component and can be either a 1 N 695 diode, a 10 ohm resistor or a short circuit.
Change C106 from 15 pF to 33 pF .
Change R102 from $102 \Omega$ to $82 \Omega$.

## MODEL 1650 ONLY

To improve the input sensitivity of the $C$ channel to 100 mV across the band from 50 MHz to 500 MHz the following changes have been made to the 500 MHz Prescaler circuits.

500 MHz Prescaler Schematic D-11-05406
Change CR1 from FD700 to HPA2900
Change Q1 from 2 N 3137 to 2 N 3563
Change R3 from $56 \Omega$ to $430 \Omega 1 / 2$ watt Change R6 from $390 \Omega$ to $750 \Omega 1 / 2$ watt Change the Channel C Sensitivity Specification on Page 1-3 to 100 mV rms from. 50 MHz to 500 MHz .

# INITIAL TESTING OF UNHEATED <br> CRYSTAL OSCILLATORS <br> (Non-Ovenized) 

Extensive testing of the aging rates of the unheated type crystal oscillators has recently been completed. Based on this research, verification of the published aging rate can be accurately determined within a reduced time interval. The following procedure wil: validate the initial aging specifications.

1. Attach a thermometer or temperature sensing device to the crystal case.
2. Apply instrument power for a twenty four hour period.
3. Measure the crystal's external temperature to within $1^{\circ} \mathrm{C}$.
4. Measure the crystal oscillator's frequency to within 1 part in $10^{7}$ ( 0.1 Hz ).
5. After one week's continuous operation again measure the crystal temperature and output frequency.
6. The two frequencies will be within 2 parts in $10^{6}(2 \mathrm{~Hz})$, taking into consideration a temperature coefficient of $\pm 0.5 \times 10^{-6} /{ }^{\circ} \mathrm{C}$.
7. The above test confirms the published oscillator specifications.

## FEDERAL COMMUNICATIONS COMMISSION SUPPLEMENT

## SCOPE:

Measurement techniques for Eldorado FCC-type approved frequency monitoring devices in commercial AM and FM broadcast stations.

GENERAL:
The use of instrumentation approved by the FCC as frequency mon:tors for commercial AM and FM broadcast equipment in itself is not sufficient. Required in addition to type approval is the implementing of the proper measurement terbniques to ensure accuracy of measurements as required by the FCC. Because of the wide variations in transmitting and receiving equipment as presently being used in the broadcast industry this supplement cannot discuss all of the possible variations in the application of this equipmert, as a frequency monitoring instrument. The following outline suggests generally accepted proper measurement techniques. It is assumed that technically compe. tent users will be in operation of this equipment, therefore a detailed discussion of how and why a frequency counter works is not incorporated in this addendum. Tech nical information on this level is incorporated in the basic text of the associated technical manual.

## SAMPLING POINTS AND CAUTIONS:

Frequency and test points are provided by the manufacturer of the transmiting or receiving equipment (refer to the equipment manual). A caution to be offered at this point is to ensure that (1) the input signal to the counter is of sufficient level as defined in the specifications section of this manual to allow accurate measurements and (2) a completely opposite consideration to observe is that this input level does not exceed the capabilities of the input circuitry of the frequency monitoring device. Harm to brith personnel and equipment could result if a high level voltage or RF is applied. If high level voltage or RF radiation is present, an inductive pick up with a DC blocking capacitor is an acaepted method of sampling the frequency. It is generally not advis. thle to DC couple the RF source to the frequency counter. Working in a low power ascillator section of a transmitter, a direct connection could load the circuit and ingd vertently cause a frequency shift. The output from the frequency doubling or buffer stape is the recrmmended point to monitor the frequency. Normally sufficient signal is avalable at this stage to make accurate measurements and a buffer situation exists betwefn the doubler and the primary oscillator. Under no circumstances should a

## FCC Supplement (continued)

frequency monitoring device of this type be directly connected to the power amplifier output stage or at the base of the radiating antenna, unless proper safeguards are observed to block the high level voltages and RF energy. Frequency monitors should be connected to the sampler output from the appropriate stage of the transmitter. This monitoring point should be operating on the nominal channel frequency, rather than a submultiple of that frequency.

To prevent erroneous readings the input signals applied to the frequency counter must be of the carrier frequency only at a stage prior to injection of the modulating frequency. Since digital frequency counters count input events they cannot discriminate between CW inputs and MCW inputs. During the period the counter is gated on (gate time) all imput signals are counted by the count circuits and ultimately displayed as the input frequency. If the input contains both the carrier frequency and the modulation frequency the counter will count the resultant signal (MCW) rather than the desired CW signal. Therefore, all carrier frequencies should be monitored with zero modulation or at a point prior to modulation injection.

## WARM-UP REQUIREMENTS:

Before accurate measurements can be made both the RF source to be measured and the frequency monitor have to warm up and stabilize.

The warm up to stabilize time required by the RF source to be monitored will be detailed in that equipment manual. The Eldorado type-approved instruments require a warm up time of one hour from a cold start. If the Eldorado frequency counter has been allowed to remain plugged into active AC mains, even when the instrument has been turned off, the proportional crystal oven has maintained a stabilized temperature, thus allowing accurate measurements to be made within 20 minutes after initial turn on. Because of all solid state construction, it is acceptable to allow the frequency counter to remain on at all times.

## CALIBRATION:

It is recommended that a 6 month scheduled calibration cycle be established to ensure stability and accuracy of readings as required by the FCC. The governing accuracy factor being the 1 MHz crystal controlled time base. This 1 MHz crystal oscillator sbould be checked against a frequency standard with a stability rating better than the oscillator stakility supplied in this instrument (normally five to ten times more acsurate).

## warianty

Eldorado instruments are warranted during a period of one year from date of shipment to original purchaser to be free from defects in material and workmanship. The liability of Eldorado under this warranty is limited to replacing or repairing any instrument or component thereof which is returned by Buyer and has not been subjected to misuse, neglect, improper installation, repair, alteration, or accident. Eldorado shall have the right of final determination as to the existence and cause of a defect. In no event shall Eldorado be liable for collateral or consequential damages. In order to expedite the rapid turnaround of your unit, please obtain a Returned Material Authorization (RMA) number by contacting the Customer Service Department. In all correspondence or telephone calls, a model number and serial number is required. Address all correspondence to Customer Service Department, Eldorado Electrodata Corporation, 601 Chalomar Road, Concord, California 94520, Phone (415) 686-4200, TWX 910-481-9476.

The instrument should be shipped prepaid with the return form attached to the packing container. When the instrument is repaired it will be returned to you best way prepaid.

This warranty is in lieu of any other warranty, express, implied, or statutory, and no agreement extending or modifying it will be binding upon Eldorado unless in writing and signed by a duly authorized officer.

## RECEIVING INSPECTION

Every Eldorado instrument is carefully inspected and is in perfect working order at the time of shipment. Each instrument should be checked as soon as received. If the instrument is damaged in any way or fails to operate, a claim should immediately be filed with the transportation company. In any case where damage occurs in transit with the instrument in packing case, Eldorado's obligations under warranty are dependent on the customer's immediately notifying the carrier so that inspection can be made and a claim filed.

## REPAIR SERVICE

Experienced service personnel and special test equipment are available at the factory to perform any necessary repairs. Every effort will be made to expedite the repair of instruments returned for servicing. Repair work will be performed only upon receipt of a written purchase order or authorization. Utilize the same procedure for returning an instrument for service as for warranty return. After receipt of the unit the Customer Service Department will issue a quotation of repair costs for your approval.

This manual is packaged with instrument Serial Number $\qquad$ .

This instrument is a Model 1615 Frequency Counter.

It contains options:
Option C
Option D
Option E
Option P1
Option P2
Option R6
Option Y2

Special Modification Number $\qquad$ .

TABLE OF CONTENTS
Section 1 INTRODUCTION and SPECIFICATIONS
1.1 introduction ..... 1-1
1.2 Specifications ..... 1-2
1.3 Table of Options ..... 1-5
Section 2 INSTALHATION and OPERATION
2.1 General ..... 2-1
2.2 Incoming Inspection ..... 2-1
2.3 Installation ..... 2-2
2.4 Operation ..... 2-4
Section 3 THEORY OF OPERATION
3.1 General ..... 3-1
3.2 Block Diagram ..... 3-2
Section 4 MAINTENANCE and CAIIBRATION
4.1 General ..... 4-1
4.2 Preventive Maintenance ..... 4-1
4.3 Test Procedure/Calibration ..... 4-2
4.4 Parts Removal and Replacement Technique ..... 4-5
Section 5 ..... SCHEMA THCS

## LIST OF ILLUSTRATIONS

Model 1615 Simplified Block Diagram

Model 1615 PCB Component Layout

Integrated Circuits Schematic Equivalents MC715P - MC725P

Integrated Circuits Schematic Equivalents MC726P - MC787P

Integrated Circuits Schematic Equivalents MC788P - MC799P

Integrated Circuit Schematic Equivalent MC1013

Integrated Circuit Schematic Equivalent CuL 9958

Integrated Circuit Schematic Equivlanet CuL 9959

Integrated Circuit Schematic Equivalent CuL 9960

Schematic, Input A C-11-05491

Scherra tic, Count Chain and Display D-11-05493

Schematic, Time Base and Control D-11-05495

Schematic, Option P1 D-11-05466

Schematic, Option P2 D-11405465

Schematic, Power Supply C-11~05384

## MODELS 1615 - 1650

ERRATA

Input A Schematic C-11-05403:

Delete L102 and L106 and replace with a jumper.
Delete CR109 and R114, bridge CR109 with a jumper to complete coupling from Q107 to Q108.

CR113 is an X component and can be either a 1 N 695 diode, a 10 ohm resistor or a short circuit.

Change C106 from 15 pF to 33 pF .
Change R102 from $102 \Omega$ to $82 \Omega$.

MODEL 1650 ONLY

To improve the input sensitivity of the $C$ channel to 100 mV across the band from 50 MHz to 500 MHz the following changes have been made to the 500 MHz Prescaler circuits.

500 MHz Prescaler Schematic D-11-05406
Change CR1 from FD700 to HPA2900
Change Q1 from 2N3137 to 2N3563
Change R3 from $56 \Omega$ to $430 \Omega 1 / 2$ watt
Change R6 from $390 \Omega$ to $750 \Omega 1 / 2$ watt
Change the Channel C Sensitivity Specification on Page 1-3 to 100 mV rms from 50 MHz to 500 MHz .

## SECTION 1

## INTRODUCTION and SPECIFICATIONS

| CRYSTAL OSCILLATOR | STORED DISPLAY |
| :--- | :--- |
| INTEGRATED CIRCUITS | 0.01 HZ RESOLUTION |
| HIGH INPUT IMPEDANCE | VARIABLE GAIN |
| LOW POWER | LIGHT WEIGHT |

SELF TEST FUNCTION

This new general purpose counter uses integrated circuits extensively providing a light, compact, and rugged instrument package with low power consumption and high rellability. The Model 1615 will measure Frequency, Ratio and Totalize.

The 1615 has a maximum counting rate of 200 MHz . Gate times of 1 ms through 100 s provide resolution to 0.01 Hz . A bench mounted instrument, with well defined front panel mounted operating controls, can also be equipped for rack mount installation. The six decade digital display features stored display during the measurement cycle with the readout in kHz and an automatically positioned decimal point.

Optional features include a choice of three high stability oven controlled crystal oscillators for greater stability requirements. Two digital printout options compatible to vertually all recording devices. Expansion of the visual display to eight decades and the previously mentioned rack mounting kit.

## SPECIFICATIONS

## FUNCTIONS

## TOTALIZE MEASUREMENT

Input:
Maximum Count Displayed:
Maximum Counting Rate:
Count A:

Count Off:
Accuracy:
Self Test:

## FREQUENCY

Input:
Frequency Range:
Gate Times:
Visual Display:

Accuracy:
Self Test:

RATIO A/B
Inputs:
Frequency Range:
A input:
B input:
Visual Display:

Accuracy:

## INPUT CHARACTERISTICS

## Channel A

Frequency Range:
Sensitivity:

Totalize - Frequency - Ratio

A channel.
999, 999.
200 MHz .
Count on function continuaraly counts inputs until count off.

Inhibits input.
Absolute.
Counts internal 1 MHz clock pulses.

A channel.
20 Hz to 200 MHz .
$1 \mathrm{~ms}, 10 \mathrm{~ms}, 0.1 \mathrm{~s}, 1.0 \mathrm{~s}, 10 \mathrm{~s}$, and 100 s . Reads in kHz with automatically positioned decimal point.
$\pm 1$ count $\pm$ oscillator stability.
Measures 1 MHz internal oscillator frequencies.
$A$ and $B$ channels.

20 Hz to 200 MHz .
10 Hz to 2 MHz .
Indicates $\frac{A}{B} x$ the mode switch setting. $10^{3}$ through $10^{8}$ ( $1 \mathrm{~ms}-100 \mathrm{~s}$ mode switch settings).
$\pm 1$ count of input $A \pm$ trigger error of input $B /$ multiplier.

Frequency and Ratio Numerator input.
20 Hz to 200 MHz .
100 mV rms for sinewave input. 0.3 V peak for positive or negative inputs ( 4 ns minimum width).

## INPUT CHARACTERISTICS

Channel A (continued)

Dynamic Range:
Maximum Operating Input:
Maximum Input Without Damage:
Coupling:
Impedance:
Gain Control:

Connector:

Channel B:
Frequency Range:
Sensitivity:

Maximum Operating Input:
Maximum Input Without Damage:
Coupling:
Impedance:
Switch Selection:

Connector:

Typically >40 dB.
100 V rms.
100 V rms.
ac.
$\simeq 1$ Megohm shunted by 20 pF .
Variable control permits changing input sensitivity from 100 mV rms to 10 V rms .

Front panel mounted BNC.

External Time Base input and Ratio denominator. dc to 2 MHz .
1.0 V rms for sinewave inputs, 3.0 V peak for positive pulses ( 250 ns minimum width).

5 V rms.
50 V rms.
dc.
$\simeq 10 \mathrm{k} \Omega$.
Front panel slide switch must be in the Input B position.

Front panel mounted BNC.

1 MHz OSCILLATOR STABILITY
Aging rate after 30 days operation: $\pm 1 \times 10^{-6} /$ month. $\pm 3 \times 10^{-8} /$ day Temperature:

Line Voltage:
Signal Output:
$\pm 2 \times 10^{-7} /{ }^{\circ} \mathrm{C}$ from $16^{\circ} \mathrm{C}$ to $32^{\circ} \mathrm{C}$ after 30 minutes operation.
亡 $2 \times 10^{-5}$ over $0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ range. $\pm 1 \times 10^{-6}$ for $10 \%$ change
$1 \mathrm{MHz}, \simeq 2 \mathrm{~V} \mathrm{rms}, 1 \mathrm{k} \Omega$ source. Available at $B$ input connector when switched to Int. Osc. position. When option C, D or E oscillators are installed output signal amplitude is $\simeq 2 \mathrm{~V}$ peak-to-peak.

Switch selectable. Front panel switch selects either use of the internal oscillator or use of an external oscillator. Signal applied to B Channel Input. See Channel B input characteristics. Front panel mounted BNC.

## RESET

Automatic:
Manual:

## VISUAL DISPLAY

Numerical:

Gate:
Display Time:

Storage:

POWER REQUIREMENTS

ENVIRONMENTAL
Operating:
Storage:

MECHANICAL
Dimensions:

Weight:

ACCESSORIES SUPPLIED

After display time.
Front panel pushbutton.

Six decades of in-line long life digital display indicators with automatically positione' decimal point. Readings are in kHz .

Gate lamp indicates count gate open.
Continuously variable from less than 0.1 second to approximately 10 seconds independent of gate time. Display time control includes an infinite display time position.

Display storage holds readings between samples.
$115 \mathrm{Vac} \pm 10 \%, 50-60 \mathrm{~Hz}$ or $230 \mathrm{Vac} \pm 10 \%, 50-60 \mathrm{~Hz}$; selection of 230 Vac provided Dy internal wiring chang. Power, 42 watts.
$0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$.
$-55^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$.
$3.5^{\prime \prime} \times 8.4^{\prime \prime} \times 11^{\prime \prime}$ (HxWxD) without bail. $6!!\times 8.4^{\prime \prime} \times 11^{\prime \prime}(H x W x D)$ with bail extended. Net 6 lbs . Shipping 12 lbs .

1 each 3 to 2 prong cord adapter. 1 each Technical Manual.

## TABLE OF OPTIONS

OPTION C: Internal 1 MHz crystal oscillator. Available only with 115 Vac operation. Provides oscillator stability of:
Short Term: $\pm 7 \times 10^{-9}$ average per 10 second period.
Long Term: $\pm 3 \times 10^{-8}$ per week after 45 days operation.
Temperature: $\pm 5 \times 10^{-9} /{ }^{\circ} \mathrm{C}$ over temperature range of $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$.

Adds 14 watts to power consumption.
OPTION D: Internal 1 MHz crystal oscillator. Proportional oven. Provides oscillator stability of:
Short Term: $\pm 5 \times 10^{-11} \mathrm{rms}$ for 1 second averaging.
Long Term: $\pm 2 \times 10^{-9}$ per day after 48 hours operation.
Temperature: $\pm 2 \times 10^{-10} /{ }^{\circ} \mathrm{C}$ average over temperature range from $-5^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$.

Adds 2 watts to power consumption after warmup.
OPTION E: Internal 1 MHz crystal oscillator. Proportional oven. Provides oscillator stability of:
Short Term: $\pm 5 \times 10^{-11} \mathrm{rms}$ for 1 second averaging.
Long Term: $\pm 1 \times 10^{-9}$ per day after 48 hours operation.
Temperature: $\pm 2 \times 10^{-10} /{ }^{\circ} \mathrm{C}$ average over temperature range from $-5^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$.

Adds 2 watts to power consumption after warmup.
OPTION P1: Provides low level BCD output at rear panel connector. 1-2-4-8 positive true, positive zone logic: " 0 " $=0.2 \mathrm{~V}$ nominal, 5 mA maximum current sinking; " 1 " $=+3.6 \mathrm{~V}$ unloaded 2 mA maximum source, when measured between appropriate data word pin and reference pin of the output connector.

Reset Inhibit: 0V @ $1 \mathrm{k} \Omega$ maximum source resistance to $+30 \mathrm{~V} @ 30 \mathrm{k} \Omega$ maximum source resistance to prevent automatic reset until data recording equipment has completed its recording cycle. Release level; -5 V to -30 V or open circuit ( $>20 \mathrm{k} \Omega$ ).
Print Command: Negative 12 V step when measured between print command pin and reference pin of the output connector.

Connector: Amphenol 50 pin \#57-40500.
OPTION P2: Provides high level BCD output at the rear panel connector. 1-2-4-8 positive true negative zone logic: " 0 " $=-12 \mathrm{~V}$ nominal $22 \mathrm{k} \Omega$ maximum source resistance; "1" $=-0.2 \mathrm{~V}$ nominal 5 mA maximum sink when measured between appropriate data word pin and reference pin of the output connector.

Reset Inhibit: $0 \mathrm{~V} @ 1 \mathrm{k} \Omega$ maximum source resistance to $+30 \mathrm{~V} @ 30 \mathrm{k} \Omega$ maximum source resistance to prevent automatic reset until data recording equipment has completed its recording cycle. Release level; -5 V to -30 V or open circuit ( $>20 \mathrm{k} \Omega$ ).

Print Command: Negative 12 V step when measured between print command pin and reference pin of the output connector.
Connector: Amphenol 50 pin \#57-40500.
This option will provide drive to the following printers:
Beckman Model 1453; Clary Model 7000, with option II logic and standard print command; CMC Model 410A with logic 4a; Franklin Model 1200 with reverse logic; HP Model 562A with option 22 logic boards, one option 30 connector with Eldorado option $P / D$ cable or one HP option 32 BCD input cable; HP Model 5050A with option 01 installed and option 31 input cable; and Monroe Model $10-40-\mathrm{M} 1-0-\mathrm{k}$.

OPTION R6: , Provides rack mounting hardware for mounting in a 19 " rack width. OPTION Y2: Expands visual display to eight decades.

Accessory Cable Options for the above listed P2 Options.
Option P/A: For Beckman Niodel 1453 Printers. One foot cable terminated at one end with an Amphenol 57-30500 and on the other end with a DPX-40 Cannon connector.

Option P/B: For Clary 7000, Franklin 1200, and Monroe 10-40 Printers. Six foot cable terminated at one end with an Amphenol 57-30500 and open with tinned leads at the other end.

Option P/C: For CMC 410A Printers. One foot cable terminated at one end with an Amphenol 57-30500 and with two Amphenol 57-40500 connectors at the other end.

Option P/D: For HP 562A Printers.
One foot cable terminated at one end with an Amphenol 57-30500 and with two Amphenol 57-40500 connectors at the other end.

Option P/E: For HP 5050A Printers.
One foot cable terminated at one end with an Amphenol 57-30500 and with two Amphenol 57-40500 connectors at the other end.

SECTION 2
INSTALLATION AND OPERATION

## SECTION 2

## INSTALLATION and OPERATION

### 2.1 GENERAL

This section described Incoming Inspection, Installation, and Operation of the Model 1615 Frequency Counter.

### 2.2 INCOMING INSPECTION

Prior to packaging for shipment, this instrument received extensive operational, alignment and calibration tests, and was in perfect working order.

Upon receipt a visual inspection for damage incurred in shipment, and an inventory of the package contents as listed on the packing slip should be made. If the instrument has been damaged, notify carrier immediately (see warranty).

### 2.2.1 Incoming Operational Check

The following procedure outlines an overall operational check of the instrument. No special test equipment or tools are needed.
a. Connect the instrument to the proper ac power source.
b. Place the Power ON/OFF Switch to the ON position.
c. Position the Display potentiometer at a minimum setting.
d. Place the oscillator selector switch to the internal oscillator position.
e. Place the "Test/Normal" Switch to the Test position.
f. Place the Mode Switch to the Count Off position.
g. Place the Mode Switch to the Count A position and observe the display. Count will accumulate.
h. Place the Mode Switch to the Frequency 1 ms position. Observe the display reads $001000 . *$ or 00001000 .* for eight digit instruments.
i. Place the Mode Switch to the Frequency 10 ms position. Observe the display reads 01000.0* or $0001000.0 *$ for eight digit instruments.
j. Place the Mode Switch to the Frequency 0.1 s position. Observe the display reads 1000.00 or 001000.00 for eight digit instruments.
k. Place the Mode Switch to the Frequency 1.0 s position. Observe the display reads 01000.000*.

1. Place the Mode Switch to the Frequency 10 s position. Observe the display reads 1000.0000*.
m. Place the Mode Switch to the Frequency 100 s position. Observe the display reads 000.00000*.
n. This completes the operational check.
```
* \pm1 count
```


### 2.3 INSTALLATION

The Model 1615 is shipped for bench mounting with a self locking elevating bail installed. Only connection to the ac power source and signal input cables are required for installation.

### 2.4 OPERATION

Operation after initial installation is by front panel controls and switches. A comp’ete description of each control is supplied in Table 2-1.

TABLE 2-1
MODEL 1615 FREQUENCY COUNTER
OPERATING CONTROLS

CONTROLS
POWER

DISPLAY Two Controls
Time

Reset

EXT OSC • RATIO
Input $\mathrm{B} / 1 \mathrm{MHz}$ Out

Input B/Int. Osc. Switch

COUNT A • FREQ A • RATIO
A channel input controls
Gain

Channel A input sensitivity control, provides variable trigger level from 100 mV rms to 10 V rms.

NORM • TEST
input A

FREQUENCY A (kHz)
Mode Switch

GATE

VISUAL DISPLAY

Normal/Test function switch. Provides coupling to the input circuits. In the TEST position connects the internal 1 MHz oscillator to the input circuits removing any signal input on the BNC. In the NORMAL position routes Input BNC to Input Circuits.

A channel input BNC connector. $1 \mathrm{M} \Omega$ impedance.

Eight position rotary switch programs instrument to a mode of operation.
Provides for:
Count A/Count Off. Places instrument in Totalizer Mode. Count A provides continuous accumulation of input A signals. Count Off inhibits the input.
1 ms . Time base setting for frequency measurements. Provides for 1 kHz resolution of input A signals, also positions decimal point.
10 ms . Time base setting for frequency measurements. Provides for 100 Hz resolution of input A signals and positions the decimal point.
0.1 s . Time base setting for frequency measurements. Provides for 10 Hz resolution of input A signals and positions the decimal point.
1 s . Time base setting for the frequency measurements. Provides for 1 Hz resolution of input A signals and positions the decimal point.

10 s . Time base setting for the frequency meaaurements. Provides for 0.1 Hz resolution of input A signals and positions the decimal point.
100 s . Time base setting for frequency measurements. Provides for 0.01 Hz resolution of input
A signals and positions the decimal point.

Gate indicator lamp. Provides front panel display of gate open time.

Provides six decades of in-line digital display indicators (eight with option Y2) with decimal point. Display reads in kHz in all positions of the mode switch.

## TABLE 2-2

OPTION P1, CONNECTOR WIRING

| PIN NO. | FUNCTION | PIN NO. | FUNCTION |
| :---: | :---: | :---: | :---: |
| -1 | $10^{0} 1 \mathrm{bit}$ | 26 | $10_{0}^{0} 4 \mathrm{bit}$ |
| 2 | $10_{1}^{0} 2 \mathrm{bit}$ | 27 | $10{ }^{8} 8 \mathrm{bit}$ |
| 3 | 1011 bit | 28 | 1014 bit |
| 4 | $1 \theta_{2} 2 \mathrm{bit}$ | 29 | $10_{2}^{1} 8$ bit |
| 5 | $10_{2}^{2} 1 \mathrm{bit}$ | 30 | $10_{2}^{2} 4 \mathrm{bit}$ |
| 6 | $10_{3}^{2} 2 \mathrm{bit}$ | 31 | $10_{3}^{2} 8$ bit |
| 7 | $10_{3} 1$ bit | 32 | $10_{3} 4 \mathrm{bit}$ |
| 8 | $10^{3} 2 \mathrm{bit}$ | 33 | $10_{4} 8$ bit |
| 9 | $10_{4}^{4} 1 \mathrm{bit}$ | 34 | $\cdot 1044$ bit |
| 10 | $10_{5}^{4} 2$ bit | 35 | $10_{5}^{4} 8 \mathrm{bit}$ |
| 11 | $10_{5}^{5} 1$ bit | 36 | $10_{5}^{5} 4 \mathrm{bit}$ |
| 12 | $10_{6}^{5} 2$ bit | 37 | $10_{6}^{5} 8 \mathrm{bit}$ |
| 13 | $10_{6}^{6} 1 \mathrm{bit}$ | 38 | $10_{6}^{6} 4$ bit |
| 14 | $10_{7}^{6} 2 \mathrm{bit}$ | 39 | $10_{7} 8$ bit |
| 15 | $10_{7} 1$ bit | 40 | $10_{7} 4 \mathrm{bit}$ |
| 16 | 10. 2 bit | 41 | 108 bit |
| 17 | Decimal 1 bit | 42 | Decimal 4 bit |
| 18 | Decimal 2 bit | 43 | Decimal 8 bit |
| 19 | Legend 1 bit | 44 | Legend 4 bit |
| 20 | Legend 2 bit | 45 | Legend 8 bit |
| 21 | NC | 46 | NC. |
| 22 | + Inhibit | 47 | NC |
| 23 | NC | 48 | Print Command |
| 24 | -9V Reference | 49 | NC |
| 25 | + Reference (ground) | 50 | Ground |

NOTES:

1. $10^{\circ}$ is least significant digit and appears as the digit farthest to the right.
2. -9 V Reference - Obtained from a resistor network consisting of 1.5 k ohms in series with -12 V with 4.7 k ohms to ground.
3. Binary Data. $1-2-4-8 \mathrm{BCD}$; binary " 0 " $=0 \mathrm{~V}( \pm 0.7 \mathrm{~V})$, binary $" 1 "=+3.6 \mathrm{~V}( \pm 0.7 \mathrm{~V})$.
4. Decimal Point and Legend - One digit each, $1-2-4-8$ BCD; Binary " 0 " $=-12 \mathrm{~V}$ nominal, Binary " 1 " $=-0.2 \mathrm{~V}$ nominal. Output resistance is 22 k ohm maximum.
5. Print Command = Negative going step at end of count cycle from 0 V to -12 V nominal with fall time less than 1 microsecond; 5 k ohm internal resistance. Return to 0 volt remains longer than 15 microseconds.
6. Reset Inhibit:- Accepts an inhibit level of 0 volts if supplied from less than 1 k ohm resistance or -6 V to -30 V from any source resistance.
7. Inhibit Release - Accepts a release level of 0 volts to -6 V if from greater than 20 k ohm resistance or -6 V to -30 V from any source resistance.
8. Output connector is Amphenol 57-40500. Mating connector is Amphenol 57-30500.
9. Printer Format - Standard: LDXXXXXXX:
$L=$ Legend
$\mathrm{X}=$ Data
$1=\mu \mathrm{s}, \quad 2=\mathrm{ms}, \quad 3=\mathrm{s}, \quad 4=\mathrm{MHz}, \quad 5=\mathrm{kHz}$
$D=$ Decimal Point, position from right.

TABLE 2-3
OPTION P2, CONNECTOR WIRING

| PIN NO. | FUNCTION | PIN NO. | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | $10^{0} 1 \mathrm{bit}$ | 26 | $10_{0}^{0} 4$ bit |
| 2 | $10{ }_{1} 2 \mathrm{bit}$ | 27 | $10{ }_{1} 8$ bit |
| 3 | $10_{1}^{1} 1$ bit | 28 | 1014 bit |
| 4 | $10_{2}^{2} 2 \mathrm{bit}$ | 29 | $10_{2} 8$ bit |
| 5 | $10_{2}^{2} 1 \mathrm{bit}$ | 30 | $10_{2}^{2} 4$ bit |
| 6 | $10_{3}^{2} 2$ bit | 31 | $10_{3}^{2} 8$ bit |
| 7 | $10_{3}^{3} 1$ bit | 32 | $10_{3} 4$ bit |
| 8 | $10_{4}^{3} 2 \mathrm{bit}$ | 33 | $10_{4} 8$ bit |
| 9 | $10_{4}^{4} 1$ bit | 34 | $10_{4}^{4} 4$ bit |
| 10 | $10_{5}^{4} 2 \mathrm{bit}$ | 35 | $10_{5}^{4} 8 \mathrm{bit}$ |
| 11 | $10_{5}^{5} 1$ bit | 36 | $10_{5}^{5} 4$ bit |
| 12 | $10_{6}^{5} 2$ bit | 37 | $10_{6} 8$ bit |
| 13 | $10_{6}^{6} 1 \mathrm{bit}$ | 38 | $10_{6} 4$ bit |
| 14 | $10_{7}^{6} 2$ bit | 39 | $10_{7}^{6} 8$ bit |
| 15 | $10_{7} 1$ bit | 40 | $10_{7} 4$ bit |
| 16 | 102 bit | 41 | 108 bit |
| 17 | Decimal 1 bit | 42 | Decimal 4 bit |
| 18 | Decimal 2 bit | 43 | Decimal 8 bit |
| 19 | Legend 1 bit | 44 | Legend 4 bit |
| 20 | Legend 2 bit | 45 | Legend 8 bit |
| 21 | NC | 46 | NC |
| 22 | + inhibit | 47 | NC |
| 23 | NC | 48 | Print Command |
| 24 | -9V Reference | 49 | NC |
| 25 | + Reference (ground) | 50 | Ground |

NOTES:

1. $10^{0}$ is least significant digit and appears as the digit farthest to the right.
2. -9 V Reference - Obtained from a resistor network consisting of 1.5 k ohms in series with -12 V with 4.7 k ohms to ground.
3. Binary Data $-1-2-4-8 \mathrm{BCD}$; binary " 0 " $=-12 \mathrm{~V}$, binary " 1 " $=-0.2 \mathrm{~V}$ nominal.
4. Decimal Point and Legend - One digit each, 1-2-4-8 BCD; Binary "0" $=-12 \mathrm{~V}$ nominal, Binary " 1 " $=-0.2 \mathrm{~V}$ nominal. Output resistance is 22 k ohm maximum.
5. Print Command - Negative going step at end of count cycle from 0 V to -12 V nominal with fall time less than 1 microsecond; 5 k ohm internal resistance. Return to 0 volt remains longer than 15 microseconds.
6. Reset Inhibit:- Accepts an inhibit level of 0 volts is supplied from less than 1 k ohm resistance; to +30 V at up to 30 k ohm resistance.
7. Inhibit Release - Accepts a release level of 0 volts to -6 V if from greater than 20 k ohm resistance or -6 V to -30 V from any source resistance.
8. Output connector is Amphenol 57-40500. Mating connector is Amphenol 57-30500.
9. Printer Format - Standard: LDXXXXXXX:
$L=$ Legend
$X=$ Data
$1=\mu \mathrm{s}, 2=\mathrm{ms}, \quad 3=\mathrm{s}, \quad 4=\mathrm{MHz}, \quad 5=\mathrm{kHz}$
$D=$ Decimal Point, position from right.

## SECTION 3

THEORY OF OPERATION

## SECTION 3 <br> THEORY OF OPERATION

### 3.1 GENERAL

This section of the manual describes the Model 1615 Frequency Counter theory of operation from a block diagram analysis.

The Model 1615 Frequency Counter is designed to perform frequency measurements to 200 MHz , with time base selections of 1 ms through 100 seconds in decade steps, and to perform totalizing of random events at rates to 200 MHz . Operation in either the Count Mode or frequency mode is controlled by the front panel Mode switch which programs respective circuits throughout the instrument. Ratio measurements are also possible in the frequency modes when an external signal is applied to the external oscillator input ( B input) connector.

The visual display is presented on six in-line digital display indicators with automatic decimal points for a reading in kHz . Stored display is featured with updating, once per measurement, accomplished by a store command pulse. Display Time, independent of gate time, is variable from 0.1 second to 10 seconds with a switched infinite position. Reset is automatic and produced by the trailing edge of the display time pulse. In the infinite display setting automatic reset is not produced and the instrument requires a manually generated reset trigger.

### 3.2 BLOCK DIAGRAM

A simplified block diagram is shown on figure 3-1, for more detailed circuit description and identification of circuit components and locations refer to the respective schematics. As shown on figure 3-1 the Model 1615 consist of: The Input Circuits; the Time Base and Control Circuits and the Count Chain Circuits

The input circuits consists of a high gain, wide band frequency amplifier. Inputs from 20 Hz to 200 MHz over a dynamic sensitivity range of 100 mV rms to 10 V rms are readily accepted. A unique combination of input attenuators, variable gain control, and frequency compensation provide for wide band amplification with high noise rejection capability.

The time base and control circuits develope: the time base gates, 1 ms through 100 seconds, for frequency measurements; gate control, for count measurements; the store command; print command and automatic reset signals.

The count chain circuits perform: counting of the input signal, storage, and converting it to decimal data for display on the visual digital display indicators.

### 3.2.1 Circuit Operation

Operation is in two basic modes, i.e. Count or Frequency. A third mode of operation is the Ratio Mode which is similar to operating in the Frequency Mode. In either mode of operation count signal flow through the Input Circuits is controlled (gated) by ine Start Stop Flip-flop in the Control Logic: In the "count" mode this gate is manually produced by manipulation of the Mode switch. In the "Count A" position the Start Stop Flip-flop is set (gate on) and in the Count Off position the flip-flop is reset (gate off). In the Frequency Modes the gate is automatically controlled by the time base counter circuits. The input circuits are gated on at Start time and off at Stop time. At Stop time the BCD data is transferred to the storage circuits, decoded and coupled to the visual display indicators. Uniess placed in the infinite display setting a new measurement cycle is automatically initiated with the reset signal.

### 3.2.2. Input Circuits Operation (see Input A Schematic C-11-05491)

The input trigger amplifier consists of: The input attenuators, and limiter network; the wide band input amplifier stage; the shaper amplifiers and count chain driver and the gate circuits.

Input signals are coupled to Q101 the input FET amplifier via the input attenuator and gain control network. The gain control potentiometer R127 functions as a voltage divider for the attenuator network bias control. The input signal is developed across the variable impedance produced by the relative conduction state of the attenuator diodes CR103 and CR104. Increasing the conduction of the attenuator diodes reduces the load impedance and thus increases the attenuation. Dual attenuation with both high and low frequency compensation provides a more uniform flat response over the entire band The attenuator network performs the dual function of gain control and limiting, thus preventing overdriving of the input amplifier. Less than unity gain is realized with limiting (due to CR103 and CR104) occurring at 0.7 volts.

The input FET Q101 and amplifier stages Q102, Q103 and Q104 function as a wide band amplifier with an overali gain of ten. DC feedback coupled through Q111 compensates for any temperature drift experienced in the amplifier. Q111 is a comparator stage and monitors the output of Q104. Q111's output is filtered by the frequency bypassing
action of C112, 113 and 114. Both high and low frequency compensation is employed to provide a flat response over the entire band.

Q104's output is coupled to the dual schmitt trigger shaper stages Q105-Q108. Operation of Q105, 106 is controlled by the gate signal applied to the gate switch Q110. During gate on time Q110 is turned off which allows the schmitt trigger to operate. At gate off time Q110 is turned on thereby gating off the schmitt trigger stage.

The output from the shaper circuits is coupled to the emitter follower ring driver amplifier Q109. Q109 performs the dual function of producing the count signal to the count chain and setting the quinary ring bias level. R105 the ring counter level adjust is set to provide optimum triggering of the ring counter for all count ranges.

R105 should not require adjustment and normally should not be adjusted in the field. A rough alignment of R105 can be obtained by making note of the position of R105 at 20 Hz and 200 MHz that allows the counter to operate correctly at both frequencies for the same adjustment setting.

### 3.2.3 Time Base and Control Logic Operation. (see Time Base schematic D-11-05495)

The Time Base and Control Logic contains: The 1 MHz reference oscillator circuits; the time base dividers; the store command generator; the display timer, manual and automatic reset generator; and the control logic.

The time base circuits are continuous running frequency dividers. The time base gate selected is determined by the mode switch setting. Opening the gate permits accumulation of input counts whereas closing the gate stops the counting action and produces the store command signal and display timer enabling. The end of the display cycle generates the automatic reset signal which initiates a new measurement cycle. In the "Count" mode the control circuit is continuously enabled producing a gate on condition and the store command signal line is held in an enable state allowing the count chain to follow the accumulating count procession in the count chain.

1 MHz Reference Oscillator Circuitry. The reference oscillator is a modified 1 MHz crystal controlled colpitts oscillator. The 1 MHz crystal and Q1 through Q4 make up the oscillator circuits. Q1 and FET source follower provides the amplification and feedback to sustain oscillations with Q2 an emitter follower providing, isolation for the
frequency determining circuits and drive to the load. The 1 MHz Test signal is also taken from this output. The clock output is ac coupled to the shaper Q3 and 4 through the Int/Ext oscillator selector switch. J3 the internal monitor/external input (B input) connector is also wired to this junction. The shaped clock output from the collector of Q4 is used to drive the divide-by- 1000 counting unit.

Time Base Counter. The time base counter contains a divide-by-1000 counting vait and five DCU's interconnected in cascade to provide gate times of 1 millisecond' to 100 seconds. In frequency operation these are selected by the mode switch. Clock outputs of 1 millisecond, 100 milliseconds, 0.1 seconds, 1 second, 10 seconds or 100 seconds are coupled as start and stop signals to the start stop control flip-flop here-in-after referred to as the control flip-flop. The divide-by-1000 CU contains 10 cascaded binaries, MC1 - MC5 with feed back to stages 4 and 5, which produce an output for every 1000 clock inputs. This 1 millisecond clock is coupled to the 10 millisecond $\operatorname{DCU}$ (MC10 and MC11) and the mode switch. The output of the 10 millisecond DCU is coupled to the 0.1 second DCU (MC8 and MC9) and the mode switch. The output of the $0.1 \mathrm{sec}-$ ond DCU is coupled to the 1 second DCU (MC6 and MC7) and the mode switch. The output of the 1 second DCU is coupled to the 10 second DCU (MC14 and MC15) and the mode switch. The output of the 10 second DCU is coupled to the 100 second DCU (MC12 and MC13) and the mode switch. The mode switch is an eight position rotary switch. In the frequency mode positions the clock output from the time base counters is routed via the mode switch, to the control flip-flop.
3.2.3.1 Control and Display Flip-flop Operation. The control and display flip-flops are derived from an MC790P Dual J-K Flip-flop integrated circuit. After reset both flip-flops are enabled and will toggle on negative going inputs. The first clock output after reset from the time base counter ( 1 ms through 100 s whatever) sets the control flip-flop. This complements the output levels, (pin 8 goes low and pin 9 goes high) and gates on Q5, the gate lamp driver, and the input circuits gate shaper Q6 and Q7. The gate lamp provides visual indication, at the front panel, of gating action. The input gate shaper couples an inhibit gate to Q111 of the input circuits thereby allowing input signals through to the count chain by gating Q111 off. The next clock input (negative transition) to the control flip-flop toggles it back to the reset state. Complementing the control flip-flop from the set state to the reset state couples a negative going trigger to the display flip-flop which sets it, and enables the store command circuits. Setting the display flip-flop inhibits the control flip-flop and enables the display timer.

The display flip-flop inhibits the control flip-flop until the reset signal resets the display flip-flop. At the end of the display time a reset pulse is generated. This returns all circuits to a normal state and allows a new measurement cycle by removing the inhibit level applied to the control flip-flop.
3.2.3.2 Store Command. The store command circuits consist of: The input gate MC17D, the one shot trigger circuit C8, R22-24 and CR7 and the 8 microsecond one shot MC16A and C7. The closing of the gate (resetting the control flip-flop) enables MC17D. MC17D's output is differentiated by $R 24$ and C8 and coupled as the negative trigger pulse via CR7 to the store command one-shot MC16A. MC16A is an MC788P wired in a one-shot configuration with regenerative feedback through C8 holding it on for approximately 8 microseconds. The 6 to 8 microsecond pulse output from MC16A is routed to the count chain buffer storage elements as the store command signal. This transfers the stored data to the visual display circuits.
3.2.3.3 Display Timer and Reset Generator Operation. Setting the display flip-flop complements its outputwith pin 14 going low and pin 13 going high. This performs the dual function of inhibiting the start flip-flop, thus preventing the continuous clock outputs from the time base from generating a new measurement; and turns Q9 on which enables the display timer circuits. The display timer is basically a relaxation oscillator comprised of: The display time control potentiometer R34, the timing capacitor C13 and the switching element Q11 a uni-junction transistor (UJT). The switch S3 is concentric with the display potentiometer and is opened in the full clock wise position of the control. This inhibits display timer action and requires a manual reset to initiate a measurement cycle.

In the quiescent state: Q10 is off, Q11 is off and the capacitor C13 is in a neutral state (no charge). Setting the display flip-flop turns on Q10 and allows the timing capacitor to charge through the high resistive path of the display potentiometer and R32. When the charge on C13 reaches the emitter peak point voltage Q11 turns on. This discharges the timing capacitor through the relatively low resistance of the UJT and develops the trigger pulse for the reset generator. MC16B (the other half of the store command chip) is also wired in a one-shot configuration and provides a reset pulse approximately 28 microseconds wide. This signal is coupled through the emitter follower reset line driver Q12 and distributed throughout the instrument.
3.2.3.4 Gate Shaper Circuit Q6 and Q7. The gate shaper compensates for gating ambiguity caused by the fall time characteristics of the gate off signal. The gate on gate off rise and fall time constants are very different with a much longer fall time for the gate off signal as compared to the gate on rise time. This non-linearity, when used to gate increments at 5 nanosecond ( 200 MHz ) rates, can cause counting errors as great as $\pm 4$ counts. Q6, Q7 and C6 function as an integrating network and is used to delay the rise time characteristics of the gate on signal. Integrating the leadirgg edge of the gate allows for balancing the inequities between the two edges; and permits adjustment of the gate to within $\pm 1$ count errors. C6 is normally a factory adjust (requiring a phased locked signal) and should not require field calibration.
3.2.4 Count Chain and Display Circuits (see schematics D-11-05493). The count chain circuits consist of the decade counters, decoding matrices and storage elements for counting the input signals and providing the necessary binary to decimal conversion for stored display of the decoded information.
3.2.4.1 The decade counters consist of six cascaded DCU'S (decade counting units). In the first DCU's, due to the high speed requirement, a combination of discrete and micrologic circuitry is employed.

The $10^{\circ}$ DCU is a Qui-binary discrete circuit with Q220 through Q228 and CR221 through CR225 making up the quinary ring. The N/5 count is coupled via the binary driver Q216 and Q217 to the binary element MC21. The binary weighted information is coupled by the encoding gates, comprised of: the resistive network R225 through R234, the gate transistors Q203 through Q213 and encoding diodes CR201 through CR216; as four line 1-2-4-8 BCD to the storage register MC32.

The $10^{1}$ DCU is a bi-quinary hybrid DCU comprised of MC20 an MC1013P micrologic, and the quinary stage MC18 and MC19. The 1-2-4-8 BCD output is coupled to the Storage register MC33.

The $10^{2}$ through $10^{5} \mathrm{DCU}$ 's are $\mathrm{C} \mu \mathrm{I} 9958$ micrologic decade counters MC39 through MC43.

The $10^{0}$ through $10^{5}$ storage registers are C $\mu \mathrm{L} 9959$ Buffer Storage elements MC32 through MC37. Here the $1-2-4-8 \mathrm{BCD}$ data is stored and coupled to the decoding matrix for visual readout. The store command signal enables the storage elements once each
measurement cycle (at gate closure time) thus updating the register with the new measurement information.

The $10^{0}$ through $10^{5}$ decoding matrices are $\mathrm{C} \mu \mathrm{L} 9960$ decimal decoding drivers MC24 through MC29. Here the four line $1-2-4-8 \mathrm{BCD}$ is decoded into a decimal number and drives the appropriate cathode of the gas filled readout tube displaying the number.
3.2.4.2 Decimal Display. The visual display consist of six decades of digital display tubes with built-in decimal points. Which decimal point in which tube lights is controlled by the Mode Switch. See the Time Base and Control Logic Schematic D-11-05495. Section B of S1 is returned to ground and as the mode switch is positioned the appropriate decimal light is turned on in the display tube. See paragraph 2.2.1 for the decimal point location and the visual display for each switch position. This section of S1 also controlls the decimal point for printers when printer option P1 or P2 is installed.
3.2.4.3 Count Chain reset. Because of the hybrid nature in circuit construction of the count chain logic, four different reset signals are developed. These are coincident with "Reset" and are shaped and referenced to particular dc levels for proper reset toggling of the various flip-flops and discrete circuits employed. MC17C, Q218, and Q219 and their respective differentiating circuits provide three separate reset signals for the discrete count chain and the MECL micrologics MC20 and MC21. Q218's output is shaped, to a positive 6 volt reset trigger, by CR205 and C201 and clamped to a -6 volt reference level by CR226. Q218's output is also routed to alternate stages of the quinary ring (Q221 and Q225) via C203. However, R240 and R241 reference this pulse to a -6 volts. The negative going output from Q219 is coupled to the remaining stages (Q223, Q227 and Q229) of the quinary ring via C205. This pulse is reference to +6 volts by R 244 and R 245 . The remaining $10^{1}$ through $10^{5}$ decade counters are reset directly by the reset generator output.
3.2.5 Power Supply Operation (see schematic C-11-05384)

The Model 1615 power supply develops the regulated $-12 \mathrm{Vdc},+12 \mathrm{Vdc},+3.6 \mathrm{Vdc}$ and the unregulated 210 Vdc voltages. A fourth regulated voltage, a -5.2 Vdc is developed by CR226.

The mwer transformer T1 has a dual primary and can be wired for 230 Vac or 115 Vac oleration. Three secondary winding provide the voltage distribution for the appropriate
outputs. The $+12,-12$ and +3.6 volt supplies are series regulators and are calibrated by $R 5$ and $R 7$. The -12 V supply is the reference source and should be calibrated first.
-12 Volt operation
The -12 volt regulated supply consist of: The fullwave rectifier circuit CR6 and 8 and filter capacitor $C 4$; the series pass element Q4 and the error sense amplifier circuit Q3. CR5 and R5 set the reference bias for Q3. Q3 in turn controls the bias on the series pass element Q4. The conduction of Q4 provides a constant -12 volt output. Any change in the output level is detected by the sense amplifier and applied as a change in bias on Q4. This increases or decreases the conduction (increasing or decreasing the $I R$ drop) of Q4 to compensate for the change and correct it.
+12 Volt operation
The +12 volt supply is similar to the -12 volt supply with $R 7$ providing the calibration control. Q5 is the series pass element and Q6, 7 and 9 the error sense amplifier circuitry.

## +3 . 6 Volt operation

The +3.6 volt supply is regulated but not adjustable. CR4 and R4 provide the reference bias to the error sensing amplifier Q2, thereby, controlling the conduction of the series pass element Q1.

## -5.2 Volt operation

The -5.2 volt regulated supply is a zener regulated (CR226) output taken from the -12 volt supply and is used by the $\mathrm{MECL} \operatorname{logic}$ in $10^{\circ}$ and $10^{1} \mathrm{DCU}$ 's in the count chain circuits.
+210 Volt operation
The +210 volt supply is developed by the halfwave rectifier circuit CR1 and R2. The output is applied as the excitation voltage for the digital display indicators.


SECTION 4
MAINTENANCE AND CALIBRATION

## SECTION 4

MAINTENANCE AND CALIBRATION

### 4.1 GENERAL

This section outlines maintenance test and calibration procedures, component location drawings and parts removal/replacement techniques.

### 4.2 PREVENTIVE MAINTENANCE

Preventive maintenance is the systematic care, servicing, and inspection of the equipment to prevent the occurance of trouble, to reduce down time and to assure that the equipment is servicable. When implemented into a meaningful schedule these checks and services provide significant operational data on the instrument to help prevent instrument failure and improve reliability. The severity of the environment will determine the frequency of the maintenance.
4.2.1 Cleaning. Clean the equipment by brushing, wiping with a lint free cloth, vacuuming or by blowing with compressed air. Solvents (non-corrosive) may be used for additional cleaning action if necessary. The following materials, or their equivalents, are used for maintenance.

Lint free cloth
Stiff (non-metallic) bristle brush
Solvent (alcohol and water 50/50)
RP Filter coat
Compressed air (filtered, moisture-and-oil-free, 30 psi maximum)
WARNING: When using solvents provide adequate ventilation and skin protection.

### 4.2.2 Preventive Maintenance Checks

Monthly (as deemed appropriate) maintenance schedule.

1. Check the tightness and general condition of all external connectors.
2. Operate in the Self Test mode and observe that the mechanical action of each switch is smooth and free of external or internal binding and no excessive looseness is apparent.
3. Check the 1 MHz output with a frequency standard.
4. Check for unobstructed airflow and blower operation.

Quarterly maintenance schedule.

1. Power transformer and power supply. Inspect wiring on the power transformer, inspect filter capacitors, no dirt, corrosion or oil should be evident, check for signs of overheating.
2. Inspect all internal and external connectors for mechanical condition.
3. Inspect the air filter and blower, no dirt, etc.
4. Inspect cords cables and wires for chafed, cracked or frayed insuiation.
5. Perform incoming operational check as outlined in Section 2.

### 4.3 TEST PROCEDURE/CALIBRATION

Test and calibration of electronic equipment should be performed to maintain optimum overall operational efficiency. Testing, to seek out circuit abnormalities; and calibration, to return the system to within published specifications. Indiscriminate tweaking, probing, etc., is ill advised and rather than improving operation the opposite can result.

A list of test equipment includes: any voltmeter or DVM ( $3 \%$ accuracy), almost any oscilloscope (to 10 MHz ) an audio and RF signal generator, a 1 MHz frequency standard and a 200 MHz Multiplier Test Jig (coherent to the 1 MHz time base reference oscillator).

## CAUTIONS:

1. This instrument contains transistorized circuits. If any equipment item does not have an isolation transformer in its power supply circuit, connect one in the power input circuit.
2. Never connect test equipment (other than oscilloscopes, multimeters and VTM's) outputs directly to a transistor circuit, use a coupling capacitor.
3. Make test equipment connections with care so that shorts will not be caused by test equipment connectors. When making contact to the circuit under test, tape or sleeve (spaghetti) test prods or clips to leave as little area exposed as possible to minimize inadvertant shorts.
4. The equipment must be turned off before removing any plug-in component, $P C B$, micrologic, transistor, etc.

### 4.3.1 Power Supply

This unit has five operating voltages from regulated and non-regulated supplies. Test points are identified and screened on the PCB see schematic and PCB component location diagrams.

Apply power ( $115 \mathrm{Vac}, 60 \mathrm{~Hz}$ ) and measure the power supply outputs as listed below:

$$
\begin{aligned}
& +210 \mathrm{Vdc}=+210 \mathrm{Vdc} \pm 20 \mathrm{Vdc} \\
& +12 \mathrm{Vdc}=+12 \mathrm{Vdc} \pm 0.15 \mathrm{Vdc} \\
& +3.6 \mathrm{Vdc}=+3.6 \mathrm{Vdc} \pm 0.36 \mathrm{Vdc} \\
& -5.2 \mathrm{Vdc}=-5.2 \mathrm{Vdc} \pm 0.15 \mathrm{Vdc} \\
& -12 \mathrm{Vdc}=-12 \mathrm{Vdc} \pm-.15 \mathrm{Vdc}
\end{aligned}
$$

With an oscilloscope check for ripple on the supplies. Ripple should be less than $100 \mathrm{mV} / \mathrm{P}-\mathrm{P}$ on the $+12,-12$ and +3.6 volt regulated supplies. The +210 volt supply is used for readout illumination and ripple in excess of $40 \mathrm{~V} \mathrm{P}-\mathrm{P}$ is normal.

## Power Supply Calibration

The -12 Vdc supply is the reference source for both the +12 and +3.6 volt supplies and must be calibrated first.
$-12 \mathrm{Vdc}:$ Adjust R5 for $-12 \mathrm{Vdc} \pm 0.15 \mathrm{Vdc}$
$+12 \mathrm{Vdc}:$ Adjust R7 for $+12 \mathrm{Vdc} \pm 0.15 \mathrm{Vdc}$
This should bring the +3.6 volts to within $\pm 0.36$ volts of 3.6 Vdc .

The -5.2 Vdc supply is developed by CR226 a 5.2 V zener diode, no adjustment is required. Replace diode if level is out of tolerance.

### 4.3.2 Time Base Test and Reference Oscillator Calibration

Test the time base circuits for proper counting of the reference oscillator to produce the appropriate time base gates.
a. Connect an oscilloscope to the Oscillator Monitor BNC (slide switch set to Int. Osc.) and monitor the frequency and amplitude of the output for 1 MHz at $\simeq 6 \mathrm{~V}$ peak-to-peak.
b. Apply a 100 kHz test signal input to the Input A BNC and observe the visual display for the proper readout on each setting ( 1 ms through 100 s ) of the frequency selector switch. For six digit instruments use 10 kHz and for the 100 s setting use 1 kHz .
c. Monitor the gate light operation on time base settings above 0.1 s .

$$
4-3
$$

Reference Oscillator Calibration
a. Connect the 1 MHz frequency standard to the oscilloscope external trigger input.
b. Connect a cable between the 1 MHz output connector and the oscilloscope vertical input. Place the oscillator switch to the Int. Position.
c. Monitor the scope and adjust C1 so that as nearly as possible the trace stops moving. Scope sweep should stabilize for $\simeq 8$ to 10 secondo.
4.3.3 Storage Transfer, Display Time and Reset Test.

Store commands and reset signals are automatic in the frequency modes.
a. Store Command - With an oscilloscope monitor the output, pin 12, of MC16A for $\mathrm{a}+2$ volt, $2-8$ microsecond width store command signal.
b. Reset - With an oscilloscope monitor the reset output, Test point $R$, for $\mathrm{a}+1.5 \mathrm{~V}( \pm 0.3 \mathrm{~V}) 27$ microsecond $( \pm 5 \mu \mathrm{~s})$ pulse.
c. Display Time - In the Self Test frequency mode setting $>0.1$ s observe the gate lamp for gate off time of $<0.1$ second to $>10$ seconds while varing the Display Time Control.

### 4.3.4 Gating Error

Rated accuracy of $\pm 1$ count $\pm$ oscillator stability is checked by monitoring the visual display while measuring a 200 MHz input signal. To nullify the effect of oscillator stability the 200 MHz test signal must be coherent to the 1 MHz reference oscillator. This is accomplished by using the internal oscillator output, multipling it by 200 and feeding it back as the input to the A input connector. An alternate method would be to use an external 1 MHz for the reference time base source (fed into input B) and multiply this up to 200 MHz for the A input signal. What ever the method, the visual display should read $200000 \mathrm{kHz} \pm 1$ count.

Gating Error Adjust. This adjustment (C6) is normally considered a factory adjust and should not require adjusting. If component replacement necessitates calibration, trim C6 for an optimum reading $\pm 1$ count at 200 MHz . This adjustment should only be made under conditions as outlined above and only if replacement of circuit components makes it mandatory.

### 4.3.5 Count Chain Ring Counter Bias Adjust

This is normally a one time factory adjust. The $10^{0} \mathrm{DCU}$ of the count chain provides the divide-by-ten function from a Qui-binary counter. The quinary ring contains precision
components and matched transistors. If, however, repairs or aging necessitate adjusting R105 procede as follows:
a. With a dc coupled oscilloscope observe the ring drive the ring output signals. The ring output, at any of the $150 \Omega$ ring bias resistors $\mathrm{R} 246-$ R250 should be:


The ring drive input signal should be:

b. While observing these signals adjust R105 to optimize this condition:


### 4.4 PARTS REMOVAL AND REPLACEMENT TECHNIQUES

Rernoval and/or replacement of component parts within the instrument are removable with tools normally found on any work bench.

The following precautionary procedures should be observed.
a. Use a pencil-type solder iron with 40 watts maximum capacity. Do not use a soldering gun; damaging voltages can be induced in components and heat generated will damage the PCB.
b. When soldering transistors leads, micromodules, etc., solder quickly. Whenever wiring permits, use a heat sink (long nose pliers, etc.) between the solder joint and the component. Use approximately the same length and dress of transistor leads as used originally.
c. When desoldering work quickiy and do not overheat PCB wiring.
d. When installing a shielded wire, reconnect shield to the same tie point that it was removed from. Dress all wires in the same manner as removed. Route all wires in the same route as removed.
4.4.1 Micromodule Removal and Replacement - Removal and replacement of the micromodule is simplified by the use of proper tools. Although a soldering iron, small long nose pliers, small diagonals and a round tooth pick will do the job, the use of a rectangular soldering tip and a vacuum solder pick-up bulb (vacuum bulb) can greatly simplify the task.

To remove a micromodule:
a. Working from the top of the PCB, cut all leads on the micromodule at the plastic case.
b. Remove each lead from the PCB by heating with a soldering iron and withdrawing leads from the PCB (from the top) with small long nose pliers.
c. Remove all excess solder with a vacuum bulb or by heating holes and reaming clean with a round tooth pick.

To replace a micromodule:
a. Remove all excess solder from the PCB holes with soldering iron and vacuum bulb.
b. Insert replacement micromodule. Refer to component layout drawing for proper pin (pin 1) orientation.
c. Using small tip individually solder all connections from the bottom of the board.

Alternate procedure to remove a micromodule:
a. Using a solder iron with a special rectangular tip, apply heat simultaneously to all the micromodule connections.
b. Lift or pry micromodule out.
c. Remove excess solder with vacuum bulb.
d. Apply heat with caution, do not overheat PCB.

SECTION 5
SCHEMATICS

Integrated Circuits Schematic Equivalents MC71.5P - MC725P.

| MC715P - DUAL S-INPUT GATE | MC717P - QUAD 2-IMPUT GATE |
| :---: | :---: |
| MC718P - DUAL 3-AMPUT GAPE | MC719P - OUAL 4-HAPUT GATE |
| MC722P - J-K FLIP-FLOP | KC723P - J-K FLIP-FLOP |
| MC72AP - QUAD 2-INPUT GATE | MC725P DUAL 4-INPUT GATE |

RESISTOR VALUES ARE TYPICAL.

Integrated Circuits Schematic Equivalents MC726P-MC787P.


RESISTON VALUES ARE TVPICAL.

Integrated Circuits Schematic Equivalents MC788P - MC799P.

| ME788P - OUAL 3-ANPUT BUPFR <br> (NON-INVERTING) |  $\begin{aligned} & R 1=4500 \\ & R 2=6400 \end{aligned}$ |
| :---: | :---: |
|  | 3 FLPFRLOP |
| RMC792P - TRIPLE 3-hPUY GATE | WC793P - TRIPLE 3-MPUT GATE |
| MC798P - DUAL 2-HAPUT BUFFER | RAC799P - OUAL BUFFER |

RESISTOR VALUES ARE TYPICAL.

Integrated Circuits Schematic Equivalent

Designed for use at clock frequencies to 70 MHz minimum ( 85 MHz typical). Logic performing inputs ( $\bar{J}$ and $\overline{\mathrm{K}}$ ) are available, as well as dc SET and RESET inputs.


CIRCUIT SCHEMATIC

ol ock pargana


Circuit Block Diagram and Pin Number Functions C $\mu \mathrm{L} 9958$


Schematic Diagram Buffer Storage Unit C $\mu \mathrm{L} 9959$



Quse conections

| cate | 1 | 2 | 7 |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | $\cdots$ |
| 1 | $\cdots$ | $\cdots$ | 1 |
| $\wedge$ | and | 0 | 8 |

 is maint anmeo

TRUTM YADLE

Block Diagram and Pin Number Functions CuLu 9959








